

MIPI CSI-2 Video Output Board
[SVO-03-MIPI]
Hardware Specification

Rev.1.1

NetVision Co., Ltd.

History

Revision	Date	Note	
1.0	May 2, 2018	New File (Translation of Japanese edition ver.1.1)	S.Usuba
1.1	Oct.11, 2021	Added details of HDMI mode, Update the board ver.(Translation of Japanese edition ver.1.6)	H.Suzuki

Index

1. Overview.....	1
1.1. SVO-03-MIPI Functions	1
1.2. Specifications (USB mode)	1
1.3. Specifications (HDMI mode).....	1
1.4. Specifications	2
2. USB Mode Operation Details	3
2.1. Main Functions and Features of USB Mode	3
2.2. USB Mode Connection Configuration	4
2.3. Output Format.....	5
2.3.1. SVO-MIPI Video Output Block	6
2.3.2. MIPI Output Timing.....	7
2.4. Processing RAW Output	8
3. HDMI Mode Operation Details.....	9
3.1. Main Functions and Features of HDMI Mode.....	9
3.2. Preparing Output Timing Data.....	9
3.3. Preparing EDID File.....	9
3.4. Data Writing Procedure.....	10
4. SVO-03-MIPI Block Diagram	11
4.1. Block Diagram	11
4.2. FPGA Internal Block Diagram in USB Mode.....	12
4.3. FPGA Internal Block Diagram in HDMI Mode.....	12
5. Exterior of SVO-03-MIPI Board.....	13
5.1. Photo.....	13
5.2. Dimensional Drawing.....	14
6. Connector Specification	15
6.1. CN1: Sub Power Connector.....	15
6.2. CN4: Target Connector.....	15
7. Details	17
7.1. SW1: Push Switch.....	17
7.2. SW2: DIP Switch.....	17
7.3. LED1-9: Working State Indicator	18

7.4.	JP1: VDDIO Selection Jumper.....	18
8.	Check Terminal	18
8.1.	TP27: VDDIO Check Terminal (red).....	18
8.2.	TP3-4, 7-11: Voltage Check Terminal (red).....	18
8.3.	TP1,2,5,6: GND Check Terminal (black).....	19
9.	Update the Board	19
10.	Applicable Version	19
11.	Notes	19

1. Overview

This document is a hardware specification of "SVO-03-MIPI". SVO-03-MIPI is a board to convert the video signal from USB 3.0 or HDMI to MIPI CSI-2 signal.



1.1. SVO-03-MIPI Functions

Video files on a PC -> MIPI CSI-2 video signal

HDMI signal -> MIPI CSI-2 video signal

1.2. Specifications (USB mode)

Power : USB Bus Supply (External power supply is also available) / +5V 0.7A typ.

Output standards : MIPI CSI-2 Video Signal (1 - 4 lane)

Data rate per lane : max. 950Mbps

Effective pixel data rate : max. 2.4Gbps

MIPI clock rate: 50 - 475MHz (100Mbps – 950 Mbps)

Output resolution: max. 4093 x 4093 pixel

Output pixel format : YUV4:2:2, Raw10, Raw12, Raw20, RGB24

Input : USB3.0 connector

Input resolution, Frame rate, Pixel format : Same as output [*1]

[*1] If the input format is AVI, the pixel format on the file supports YUV or RGB24 (DIB).

1.3. Specifications (HDMI mode)

Power : USB bus supply (external power supply is also available) / +5V 0.7A typ.

Output standards : MIPI CSI-2 Video Signal (1 - 4 lane)

Data rate per lane : max. 950Mbps

Effective pixel data rate : max. 2.4Gbps

MIPI clock rate: 50 - 475MHz (100Mbps – 950 Mbps)

Output resolution: max. 4093 x 4093 pixel

Output pixel format : YUV4:2:2, RGB24 (Please contact us for Raw format support)

Input : HDMI connector (HDMI1.4)

Input resolution : Pixel clock range not exceeding 165MHz

Pixel format : YUV4:2:2 8bit or RGB24bit

1.4. Specifications

Item	Description	Note
Video Input Interface	USB3.0 (Windows) HDMI 1.4	HDMI signal up to 1080p / 60fps
Video Output Interface	MIPI CSI-2 video signal Supports FPD-Link III / GMSL / GVIF2 (In case of connecting with our deserializer board)	Support Non-Continuous / Continuous Clock 4 data lanes + 1 clock lane
Input Resolution	Arbitrary (max. 8190 x 4095 pixel) 4.8Gbps or less	
Output Resolution	Arbitrary (max. 8190 x 4095 pixel)	
Synchronous Signal	FS / FE	
MIPI Data Lane	1, 2, 3, 4 lanes	
Data Rate Per Lane	100 - 950 Mbps	
Supported Pixel Format	YUV4:2:2 8bit / RGB24 / Raw10 / Raw12 / Raw20	
Other Interfaces	I2C	1 system SCL frequency 100 kHz Operates as I2C master
	GPIO	16 bit IN / OUT switchable per 1bit
Input power supply	+5V	Use either USB bus power or 2 pin connector
Output power supply	VDDIO output (1.8V, 2.5V, 3.3V) 3.3V, 1.2V output	
Other Function	Capable of setting video output timing in pixel clock units including blank areas. Synchronization of multiple units in frame units is possible by FrameSync signal. I2C monitoring function	Virtual Channel and Embedded Line can be supported by option.
Interface Connector	60 Pin (QSH-030-01-L-D-A)	
FPGA	Artix-7 (XC7A35T)	
Frame Memory	256MB (DDR3 SDRAM)	
USB3.0 Chip	Cypress EZ-USB FX3	
HDMI Chip	ADV7612	
Dimensions	101.6 x 101.6 x 25.7 [mm]	Length x Width x Height
Attached Software	SVOGenerator (video output software)	

(Windows)	SVOctl (I2C control/utility software) SVMUpdater	
Examples of supported Ser/Des board	FPO-953-F GVO-4963-F	


2. USB Mode Operation Details

This chapter describes USB mode (USB input, MIPI output).

2.1. Main Functions and Features of USB Mode

- Converts an uncompressed AVI file or FRM file stored on a PC to a MIPI CSI-2 video signal and outputs it.
- We use Meticom's MIPI D-PHY-compliant bridge IC.
- Because the transfer is uncompressed, it does not impair the image quality of the camera and is ideal for evaluation testing and algorithm development.
- Compatible with Windows OS.
- A dedicated video output software (SVOGenerator) is included in the accompanying CD.
- The high-speed transmission of USB 3.0 allows uncompressed video data to be captured up to 3.2 Gbps (theoretical values).
- The target connection side is completely pin-compatible with our existing SVM-MIPI board, so you can immediately connect your target on the same board.
- The output image format is standard and corresponds to YUV and Raw format. It is possible to correspond to other formats, but it is necessary to consult.
- The USB 3.0 chip is equipped with Cypress EZ-USB FX3.
- It starts as a USB mode by setting the DIP SW number 8 to on and booting.


2.2. USB Mode Connection Configuration




2.3. Output Format

The details of the MIPI CSI-2 signal output by this board are shown below. In addition, because it is possible to change the output format as a custom correspondence, please contact us.

Short Packet



Long Packet




- Virtual Channel (VC) is 0x00-fixed.
- Line Start, line End Short Packet output is optional.

The following table shows the supported pixel formats and Data types for this board. The input AVI format column shows the pixel format of the input AVI file when this board is operated from SVOGenerator.


Pixel Format	Data Type (DT)	Input AVI Format (SVOGenerator)
YUV4:2:2 8-bit	0x1E	UYVY, YUY2
RGB24 (RGB888)	0x24	DIB (Upper and lower inverse)
Raw10	0x2B	UYVY
Raw12	0x2C	UYVY
Raw20	0x2F	DIB (Upper and lower inverse)

- Even if you have a DIB or RGB AVI data loaded, the first side of the AVI file will always be in the order of the data being sent.

2.3.1. SVO-MIPI Video Output Block




As shown above, the SVO-MIPI board has a two-stage video output block inside the FPGA. The first stage video signal generator generates a 32-bit parallel video signal, and the second stage MIPI signal converter Serializes the parallel video signal to the serial signal. The serial signal is outputted outside the board as a MIPI CSI-2 signal via the MIPI D-PHY. The timing relationship between the parallel signal and MIPI CSI-2 signal is shown below.



Timing	typ	max	Note
tdSP	75 ns		Defined by the value of the LP11-LP01 transition of the CLK Lane
tdLP	160 ns		Ditto; Measured at 1080p, 30fps, UYVY (inversely proportional to data rate)

2.3.2. MIPI Output Timing




Timing	min	typ	max
$t_{\text{CLK-POST}}$	$60\text{ns} + 52\text{UI}$	210 ns	
t_{EOT}		60 ns	$105\text{ns} + 12\text{UI}$
$t_{\text{HS-EXIT}}$	100 ns		
t_{LPX}	50 ns	87 ns	
$t_{\text{CLK-PREPARE}}$	38 ns	60 ns	95 ns
$t_{\text{CLK-PREPARE}} + t_{\text{CLK-ZERO}}$	300 ns	363 ns	
$t_{\text{CLK-PRE}}$	8UI	118 ns	
$t_{\text{HS-PREPARE}}$	$40\text{ns} + 4\text{UI}$	60 ns	$85\text{ns} + 6\text{UI}$

- The typical value indicates the measured value at the time of 800Mbps/lane output.

2.4. Processing RAW Output


SVO-03-MIPI supports Raw output (RAW10/RAW12/RAW20). Because the Windows OS standard VFW does not support Raw video, if you select Raw output in USB mode, the input file will be in accordance with the format stored on our capture board such as SVM-MIPI. This means that some of the input data in the YUV or RGB format is considered to contain valid data and outputs the MIPI signal. The details of the data format are as follows.



On the host side, treat it as UYVY and ignore the upper bits.

(Bit rate is 4/3 times)

(If the above figure is raw12; RAW10 as well)



On the host side, treat it as RGB24, and the upper bits padding 0.

(Bit rate is 6/5 times)

For RGB24 and RAW20 output, the input AVI file supports the RGB24 format. **The order of the output pixels of the SVO-03-MIPI board is always identical to the byte array in the AVI file.** In other words, if you emulate a standard camera using RGB24 AVI files, the VFW RGB24 (from bottom left to upper right) is different for the vertical direction of each frame in the AVI file. Data must be stored in the order from the top left to the bottom right. In other words, if you enter an AVI file in the RGB24 format that is reversed upside down, the output signal of the board will be output in the order of the upper left pixel and the lower right pixel.

3. HDMI Mode Operation Details

By setting DIP SW (SW1) #8 to OFF, SVO-03-MIPI will start up in HDMI mode. This chapter describes the HDMI mode (HDMI input, MIPI output).

3.1. Main Functions and Features of HDMI Mode

- SVO-03-MIPI operates as an HDMI receiver, converting the video signal input from the HDMI connector to a MIPI CSI-2 video signal for output.
- AD company's HDMI receiver IC ADV7612 is used.
- The output signal timing and EDID of HDMI input can be set as you like.
- Output timing synchronization by external signals (FSYNC) is supported.
- The utility software (SVOctl) can be downloaded from our website.
- Since the settings are written to the Flash ROM on the board, the board can be operated stand-alone as long as a +5V power supply is available.
- The standard input image formats are YUV (4:2:2 8bit) and RGB (24bit). Other formats can be supported, but are subject to individual consultation.

3.2. Preparing Output Timing Data

To operate in HDMI mode, the output timing data and EDID file must be written to SVO-03-MIPI. The output timing data is generated by our software SVOGenerator with PC. The procedure is as follows.

Turn on SVO-03-MIPI in **USB mode (DIP SW #8 ON)**

- > Open SVOGenerator
- > Do Device Setting
- > Set the timing parameters in the same way as in USB mode
- > Click SAVE SET to save the .svo file.

For detailed operation procedures of SVOGenerator, refer to another document "SVO-03-MIPI Software Manual".


3.3. Preparing EDID File

SVO-03-MIPI operates as an HDMI receiver. EDID (Extended Display Identification Data) setting is required to inform the HDMI transmitter of the resolution and timing supported by the receiver. Normally, EDID should be set to the same resolution as the MIPI output resolution.

The EDID file must be a binary file of 256 bytes containing Extended-EDID or 128 bytes not containing Extended-EDID. It should be generated by a general-purpose EDID editor.

3.4. Data Writing Procedure

The created .svo file and EDID file are written by SVOctl. Turn on SVO-03-MIPI in HDMI mode (DIP SW #8 OFF), and open SVOctl, then click "SVM Setting..."



When an output timing data has already been written to the board, the "Clear Timing..." button appears, so click it to clear the data. When the output timing data has been cleared, the "Update Timing..." button appears, so click it to select the .svo file output by the SVOGenerator.


In the same way, EDID files can be cleared on "Clear EDID..." button and set on "Update EDID..." button. Click the Set button to write the data to the SPI-ROM on the board and apply the setting data after the board is restarted.

4. SVO-03-MIPI Block Diagram


A schematic block diagram of the SVO-03-MIPI board is shown below.

4.1. Block Diagram


SVO-03-MIPI Block Diagram



4.2. FPGA Internal Block Diagram in USB Mode




4.3. FPGA Internal Block Diagram in HDMI Mode



5. Exterior of SVO-03-MIPI Board

A photo and a picture of SVO-03-MIPI board are shown below.

5.1. Photo




6. Connector Specification

This chapter describes the connector specifications that should be considered during normal use. In the Appendix section there are some specification about other connectors.

6.1. CN1: Sub Power Connector

Power Connector for use when the USB bus power does not meet the power capacity or is not powered via USB bus power.

Connector		22-04-1021: Molex					
Pin#	Name	DIR	Description	Pin#	Name	DIR	Description
1	+5V	IN	DC5V Input	2	GND	-	GND




*External Power Input

- The + 5v (DCIN) from CN1, and the + 5v (VUSB) from the USB connector are connected by a diode or as shown in the circuit diagram, and are used as a board internal power supply (5V0).

6.2. CN4: Target Connector

This connector is used to connect the target image sensor.



Connector		QSH-030-01-L-D-A: SAMTEC					
Pin#	Name	DIR	Description	Pin#	Name	DIR	Description
1	D1_N	OUT	MIPI Lane 1 Output -	2	GPIO0	IO	GPIO 0 (Reserved) Trigger Signal/ FSYNC Signal Output 1
3	D1_P	OUT	MIPI Lane 1 Output +	4	GPIO1	IO	GPIO 1 (Reserved)
5	GND	-		6	GND	-	
7	D3_N	OUT	MIPI Lane 3 Output -	8	GPIO2	IO	GPIO 2 (Reserved)

9	D3_P	OUT	MIPI Lane 3 Output +	10	GPIO3	IO	GPIO 3 (Reserved) Trigger Signal/ FSYNC Signal Input 1
11	GND	-		12	GND	-	
13	CLK_N	OUT	MIPI Clock Output -	14	GPIO4	IO	
15	CLK_P	OUT	MIPI Clock Output +	16	GPIO5	IO	
17	GND	-		18	GND	-	
19	D2_N	OUT	MIPI Lane 2 Output -	20	GPIO6	IO	
21	D2_P	OUT	MIPI Lane 2 Output +	22	GPIO7	IO	
23	GND	-		24	GND	-	
25	D4_N	OUT	MIPI Lane 4 Output -	26	GPIO8	IO	
27	D4_P	OUT	MIPI Lane 4 Output +	28	GPIO9	IO	
29	GND	-		30	GND	-	
31	SCL	OUT	I2C SCL Signal Line	32	GPIO10	IO	
33	SDA	IO	I2C SDA Signal Line	34	GPIO11	IO	
35	GND	-		36	GND	-	
37	GND	-		38	GND	-	
39	GND	-		40	GND	-	
41	GND	-		42	GND	-	
43	VSYNC	OUT	VSYNC Output (Reserved)	44	GPIO12	IO	
45	HSYNC	OUT	HSYNC Output (Reserved)	46	GPIO13	IO	
47	GND	-		48	GND	-	
49	CK	OUT	Clock Output(Reserved)	50	GPIO14	IO	
51	RST	OUT	Reset Output (Reserved) (L : Reset)	52	GPIO15	IO	
53	GND	-		54	GND	-	
55	VDDIO	POW	IO Power Output	56	1V2	POW	1.2V Power Output
57	3V3	POW	3.3V Power Output	58	3V3	POW	3.3V Power Output
59	GND	-		60	GND	-	

- HSYNC, VSYNC, and GPIO pins are reserved for use during customization. There is no function in the standard version. (Hi-Z)
- 1.2 V and 3.3 V can be output to about 150mA.
- The IO voltages for each single-ended port are determined by the jumper JP1.
- SCL, SDA is connected via the level conversion IC to the I2C bus inside the SVO-03-MIPI.

7. Details

7.1. SW1: Push Switch

The current function is unassigned.

7.2. SW2: DIP Switch

This is an 8-bit switch for setting the various modes of operation of SVO-03-MIPI. The following settings can be set by the switch.

(USB mode)

Number	Name	Turns OFF	Turns ON
1	(Reserved)	Normal Mode	
2	(Reserved)	Normal Mode	
3	(Reserved)	Normal Mode	
4	Board Number b0		
5	Board Number b1		
6	Board Number b2		
7	Update Mode Setting	Normal Mode	Update Mode (DIP SW #8: OFF)
8	Working Mode (at power on)	HDMI Mode	<u>USB Mode</u>

(HDMI mode)

Number	Name	Turns OFF	Turns ON
1	(Reserved)	Normal Mode	
2	External synchronization mode	Normal Mode (free-run)	External sync enabled
3	(Reserved)	Normal Mode	
4	(Reserved)		
5	(Reserved)		
6	(Reserved)		
7	Update Mode Setting	Normal Mode	Update Mode (DIP SW #8: OFF)
8	Working Mode (at power on)	<u>HDMI Mode</u>	USB Mode

- The output format is included in the timing data set by the PC.
- The external sync function is set in the timing data and is enabled when DIP SW #2 = ON.

7.3. LED1-9: Working State Indicator

These LEDs display the operating status of the board or FPGA.

LED#	Description
1	Lights up when the VDDIO power is supplied to the target.
2	Lights up when the LP state change of the CLK + Lane is detected.
3	Lights up when the LP state change of the D0 + Lane is detected.
4	Lights up when overflow is occurring in the MIPI output block.
5	Lights up when the pixel clock in the parallel signal generation block is locked.
6	Lights up when the clock in the MIPI signal generation block is locked.
7	Turns on and off in a cycle of 3 divisions of the V-Sync sync signal when the internal integrated video sync signal source is being driven.
8	Light up when the Images that have been stored in frame memory is loaded for output to target. The lighting condition of this led does not necessarily indicate the image output to the target.
9	(USB Mode) Always off. (HDMI Mode) Turns on and off in a cycle of 3 divisions of the V-Sync sync signal from HDMI receiver.

7.4. JP1: VDDIO Selection Jumper

A jumper for selecting the IO Power (VDDIO) of the target device to be generated by the SVO-03-MIPI board. It can be selected from 1.8 V, 2.5 V, 3.3 V, and can output a current of about 150mA.

VDDIO is intended to be used as an IO supply voltage for image sensors and target devices. In addition, GPIO0-15, CLK, RST, and SCL, and SDA signal lines are input and output of the VDDIO power level. In default, VDDIO is set to **3.3V**.

8. Check Terminal

8.1. TP27: VDDIO Check Terminal (red)

This is the check terminal used to adjust the VDDIO.

8.2. TP3-4, 7-11: Voltage Check Terminal (red)

This is check terminal for each supply voltage required by the SVO-03-MIPI board operation. In normal use, there is no need to check. Also, please stop extract the power from this check terminal to supply power to external modules.

8.3. TP1,2,5,6: GND Check Terminal (black)

Please use it as a GND terminal.

9. Update the Board

The board's firmware can be updated using the "SVMUpdater" software. For details, please refer to the "SVMUpdater Software Manual".

10. Applicable Version

Mode	FX3 Version	FPGA Version
USB Mode	100	0.55
HDMI Mode	103	0.75

11. Notes

For proper use of this board, be sure to follow the following precautions.

1. The firmware/FPGA update is done using SVMUpdater from the host PC.
2. When you connect or take off the target, make the power supply for SVO-03-MIPI board "OFF" by all means.
3. It isn't guaranteed that all HDMI monitor can display by each output image size and frame rate setting. Capable of outputting setting is differs from among monitors, nothing may be displayed in the output form that is not supported.
4. About power supply for this board, please use the power supply which has enough current capacity. Please supply power supply from PC under the self-responsibility of the customer. If you broke PC by any chance, we can't take any responsibility.
5. The contents of this document may be changed in the future without notice.
6. Reprinting of part or the whole of the contents of this document is strictly forbidden.
7. Through extreme care has been taken in preparing this document, if you find any ambiguous points or errors, or if you would like to make any comments on the document itself or its content, please contact to sv-support@net-vision.co.jp
8. When updating the software, be sure to use one with the latest version
9. When inputting external signals to each signal line of connector CN4, be sure that the voltage does not exceed the VDDIO voltage of the SVO-03-MIPI board. Do not input voltage from the outside when the power of the SVO-03-MIPI board is not turned on.